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ABSTRACT 
A characterization study has been done on 
·-·· 
a beam leaded rnultip~e __ diode chip \vhich is used in 
n 
the audio frequency RC oscillators of the TOUCH-T01iff' 
telephone hand sets. Each of the two pairs of diodes 
on this chip is connected in parallel and oppo~itely 
. . 
poled. The pair of limiter diodes are connected to 
the twin· tee feedback network of the tone generating '., 
oscillator and serves to limi~ the amplitude of the 
· oscillation by clipping the peaks of the fed back 
signal. 
Telephone system signal level requirements 
dictate that the oscillator voltage level be less than 
one diode drop in amplitude. This translates to a 
requirernent on the individual lirni t er diode that the 
forward voltage at a current of 1.0 microampere be 
norrri.nally 410 millivolts. Also, it is required that 
the forward voltage increase by nominally 90 milli-
. ' 
volts when the forward current is changed by a factor 
of 10. 
Manufacturing experience on the limiter 
diode chip has indicated that the concurrent require-
ments of a low forward. voltage and a minimum slope 
are conflicting. ,/ 1P~rametric shifts in either parameter 
can be obtained through manipulation of the wafer 
{l) 
. 
. 
t 
·. ,• . :· ~ .• 
J ' 
processing, but not without trade offs in the other 
'ii 
parameter. The most critical process step is the 
gold spike operation. 
A theoretical discussion is presented on 
the various components of forward diode current. 
This is followed by information on related problems 
from previously published· papers. Next, the design 
of the diode limiter chip itself is discu·ssed. 
The single gold diffusion step, as used on 
many discrete silicon diodes, does not provide adequate 
control .of the active gold doping level in the lirni ter 
diode chip. The furnace operations necessary to form 
the surface passivation layers reduce the effective 
concentration of gold in the bull~ silicon. To 
reactivate the gold atoms, it is necessary to perform 
a gold spike operation. It is shov:n that at a 
specific forward current gold spiY.ing can effectively 
.I 
control both the forward voltage and the slope of the 
I-V characteristic. These two parameters are not 
' 
independently controllable, and a lowering of the 
forward voltage results in a lower slope. The trade 
offs between these two parameters are examined, using 
the lirniter diode chip. 
(2) ' 
·' 
SECTI01J 1 
IIITRODUCTI01'J 
Silicon P-11 junction diodes are used in 
a wide range of applications in industry today. 
These applications cover a variety of diverse per-
formance levels. Specific features of individual 
designs include: high current, high breakdor;n vol-
r· 
I 
tage, avalanche. operation, fast switching speed, 
matching for compandor application, temperature com-
pensated voltage references, and limiting-which is 
the subject of this thesis. 
The diode application which prompted this 
paper is found in the tone generator oscillators of 
the Bell System's TOUCH-TONt' dial. 1 Oscillation 
is achieved by a phase shift technique using a mono-
lithic integrated circuit amplifier and a twin tee 
feedback network. The amplitude of the oscillation 
is limited by a pair of silicon diodes wired in 
0 
parallel, oppositely poled, which are connected to 
the feedbacl~ circuit. As the applied voltage in-
creases, one of the diodes begins to conduct and 
alters the transfer function of the feedback network 
in a manner ~hich limits the oscillator amplitude. 
There are three important characteristics 
which the limiter diodes must have: the forv1ard 
(3) 
.. 
voltage at which significant conduction begins to 
occur must fall into a narrow range, the slope of 
the I-V characteristic at that voltage must be 
steep, and all four- diodes used in an oscillator 
pair must oatch very closely. The matching require-
ment is taken care of by forming all four diodes on 
a single monolithic chip. The control of the forward 
voltage and the slope require fin~ tuning of the 
wafer processing. The need for tight control of the 
!orv1ard I-V characteristics maltes the limiter diode 
most similar to compandor diode types. 
In order to guaranty that the range of 
tone generator amplitudes is not too great, and that 
the lim ting is done uniformly, manufacturing lirrd. ts 
are placed on both the forward voltage of the_diodes 
and on the slope of the I-V characteristic. The 
forward voltage specification is 375 millivolts 
minimum and 445 millivolts maximum at a forward 
cUI'rent of 1.0 rnicroampere. This is a lower voltage 
range than is usually specified for silicon ~odes, 
and requires special v,afer processing. 
The slope of the forward I-V characteristic 
of a P-N junction is constantly varying because of 
the exponential I-V relation. The slope is a function 
of the current, and differences between diodes are 
(4) 
·., .•• 
. 
d1.f!icult tO pick out on linear plots. When the log 
o! the forward current is plotted against the forward 
voltage, the plot is nearly linear. Deviations from 
a straight line are accounted for by changes in the 
dimensionless number n, as defined in the general 
diode la,v: 
I= I exp (qV/nkT) - I 
s s (1) 
On a semi-log plot of forward current versus forward 
voltage, the quantity n varies inversely vii.th the 
slope of the line. Since q, k, and Tare all constants, 
all changes in the slope are reflected inn. In the 
TOUCH-TON~ application, the maximum tolerable n is 
1.75. This rnight seem easy to satisfy, since values 
of n at the current level used in this application are 
... 
often found to be below 1.4. However, this requirement 
has been found to be in conflict with the previously 
stated requirements of very low forward voltage. The 
lack of information on this conflict, and the trade-
offs associated with it prompted the investigation on 
which this paper is based. 
( 5 )-
n 
-..... -. 
SECTIO}T 2 
·I 
" ' 
. THEORY OF FOR1.7Pu~D CURRBTTS I1I P-}T JUlICTIOir~s 
The theoretical equations describing the 
various components of· forv1ard diode current in P-lI 
junctions is briefly presented. 
2.1 General For~ of Diode Equation 
The classical for~ for the current-voltage 
characteristics of a semiconductor P-11 diode is: 
I = I 8 (exp qV/nkT - 1) 
where I = diode saturation current s 
v· =· Voltage applied to junction 
q_ = electron charge 
k = Bo·ltzman's con,stant 
T = absolute temperature 
'2) ... :' \..,.,. 
;-:. 
n =. experimentally determined con$:t::ant . ( larger than l, usually less.- :t,hi1ri ,2:) 
There is no single factor \Vhich determ:itre}3 t:h.e· 
constant n. This is because there are several. ~i_f·terent. ~·, 
...... 
, mechanisrr1s b,y vrhich current-~-flo,vs in a diode.. ·Ea.oh ma-y .... • # ,. • ! 
be treated separately. 
. ~-
2:-.2. Bt1lk Difft1sio11 C11rrent 
The largest single component of diode, :C_ur.r·e:nt 
~s called bulk diffusion current. It consists of 
generation-recombination current in the bulk of the N 
·t 
and P type regions. I\Iot included: -are depletion region 
I 
. . . ( 6 ) 
n 
• 
,. : 
or surface effects. Bulk diffusion current is 
represented by: 
In= Ids e~p(qV/ndkT) - Ids 
where 1n = diode current due to diffusion 
current in the bulk regions 
(3) 
Ids= saturation current related to ID 
For the usual case of low level injection, 
the value of nd is a constant, nd = 1, and the diode 
saturation current is expressed by: 2 
' . 
q~ 
2 
ni (,: N 
· no A 
qLP 
+ 'l"poND ) ; 
.. 
(4) 
If the junction is being operated in high 
injection, then, nd = 2, and the diode saturation 
current becomes:3 
. (5) 
·_· By design, the limiter diodes discussed in 
this paper do not approach high injection·. 
2.3 De~letio~ R~gion Recompination Curren~ 
The second component of forward diode current 
is generation-recombination current :1in the depletion 
(transition) region of the junction. 3,4,5,6 For a 
constant volume of depletio~ region: 
"······ ,,,.. ! 
( 7 ) 
i 
...• r. 
. J 
r 
., 
v.· 
·, 
(6) 
For large·. r·orvrard biases,. IT and Its may be written 
as,5 
and 
' ·1 
qn. \VA 
1 
1ts = ~ +-z:. po no 
-
qn. v'/A · 
1 
- ~o+~o 
. ·. (qV ·) exp 2l(t • 
The expression for Its -t~ not_completely free of a 
(?) 
(8) 
~-voltage dependence. :T:he e·quations assum~ a constant 
volume qzf d.epletion region, al though the ~i.dth· of the 
region Vi actually changes slowly with applied voltage. 
·}-'f! In order to define a non-voltage dependent saturation 
current, the variable nt may be substituted6 1il the 
exponent: 
<··9 )' : .:._.· .. ·. 
' 
' vVhere Its is .indepe:nclen:t o,;f· yol t.~ge, ·a-n·d ,nt. is 
betv1een 1 and 2,· bu:t tioua·11y ne.ar .2 •. 
2.4 Surface Recocbination Current 
A third source of diode current is ·s,urfac.e 
recombination. Thia occurs v1herever the d-epletion 
region reaches the .silicon surface. Unl~s$: there are 
surface channels, ·this portion of the .d;J:.o<;ie. current 
( 8 ) 
• is small in most common planar structures. It can 
be represented by:6 ... 
.J, IsR = ISRO 2 Sinh 
qV 
( ns!P) (10) 
where ISRO depends on the area and condition of the 
surface, and nSR is between 1 and 2. The effect of 
applying electrical fields on this surface has been 
studied by Sah 7 and by Esteve and Hartinot. 8 
When surface channels are present, large 
amounts of current are generated. The current · 
resultine only from the surface channels may have the 
form: 
(11) 
-
where nc may range as high as 6.9 
The structure used ·ror the limit.er diode 
chip ,vhich this paper is based on, has a fairly lo,v 
resistivity and passivating layers of both silicon 
dioxide and silicon nitride. Surface channels in 
such structures are unusual • 
. 2.5 A~G~neralized Diode Equation 
The main components of diode current may 
be summarized as follows: 
. ( 9 ) 
(12) . 
• 
·• 
Since all components can exist and vary simultaneously, 
the concept of a single diode may be replaced by a two 
terminal black box which contains four diodes connected 
.in parallel. All four diodes see the same voltage, V, 
and each one behaves accorcling to it·s own equation. 
One diode represents diffusion· current, another 
represents depletion region current, etc. 
To permit a practical interpretation of 
terminal rneasurements on actu~l diodes, the black box 
may be generalized a.s a single diode described by: 
(13) 
.. 
v1here IF is a fast varying function of V, and Is and n. 
are both slowly varying functions of v. Thus, for a 
small range of fbr\vard biases, localized constants Is 
and n may be calculated. Provided the range is 
sufficiently small, Is and n will behave as constants •. 
o.o) 
·""" ·····' 
' 
; 
SECT!O}l 3 
GOLD DOPIITG EFFECTS UlIDER FORl.~/A...-qD BIAS 
The effects of gold doping on zrd.nority 
carrier lifetime and on forward diode currents are 
described here. 
3.1 Minority Lifetime Control 
~. ' 
At times it may be desirable- in an engineering 
. sense to alter the forward characteristics of a diode 
in a specific application. One method of doing ·this is 
by the use of gold diffusion. Gold atocs diffused into 
the bulk of a silicon device will act as trai)ping 
centers. For extrinsic silicon with a significant gold 
doping level, the lifetime4 of minority carriers varies 
inversely n1th the concentration of trapping centers 
(electrically active gold atoms). This is usually 
stated as :.10 
't, po 
1· 
= '- ,, N po "P 
, · and ~o = 
1 
'no 'Yu N , 
where ll and -Yn are thermal velocities, N is the trap :p • 
• 
concentration, and "Po and 'no are capture cross 
sections. In ~igure 2, a plot is shown of the effect 
or· gold~diffusion.on#diode reverse recovery time, 
which is pr9portional to lifetime. The gold diffusion 
• 
temperature was varied and the diffusion time was 
made long enough for the solid solubility level to be 
. -
• 
r1·· , 
·.;,. 
... 
~-
reached. ·The chart shows a decrease in reverse 
~ 
recovery tin1e for increasing gold diffusion ter!lperature, 
implying a temperature dependence of gold concentration 
of the form N oCexp (-EA/ kT) and hence a lifetime 
dependence on temperature~ 4:.exp (E.A"kT), where EA 
has dimensions of energy. 
A·decrease in minority carrier lifeti~e 
will cause an increas.e in diode current for a given 
' forward voltage. The inverse·relation of diode current 
and lifetime is shown in equations 4 and 8. The 
diffusion current (4) varies as : 
• •• J ~-. 
L qV 
ID cC exp ( ) 
"' 
ndkT 
Vb,:' but • L the net variation is since --I 
't· 
·I D 
l · qV 
·--e.. exp ( ntkT ) • 
' 
• 
• 
For transition region current the variation is: 
1 
exp ( Il9.~T ) • 
. t 
Not only do the currents vary, but the relative 
magnitude of the tv10 component currents varies. The 
.,:- ·, 
.J 
ratio of recombination current to diffusion current is · 
of the form: 
. -.: ~~· 
r, .. 
( J2) 
.'f 
.......... 
1;, 
1·~ 
• 
-
' .. ' 
, . 
. J 
., 
IT I qV I l fC ex.p ( kT' ( ) ) ' !jj. -Y'r nt nd 
where ( l 1 ) • 
- t. The ·ratio of the - J..S near nt nd 
... transition region current to the diffusion current is 
inversely proportional. to the square root of the life..;. 
time, and is a exponentially decreasing function of v. 
3.2 Effect of Go~d Doning on Forward-Currents 
A detailed study was made of the effect o! \ 
. go1d diffusion on the characteristics of diffused 
silicon computer diode&10 This study was reported by J. 
H •. Forster and A. E. Bakanowski in the January, 1960 
issue o! Bell System Technical Journal. Their primary 
concern was the effect of gold concentration on the 
diode switching characteristics,.but they also re-
ported on the effect on the forward DC characteristics. 
The computer diode stru.cture was a diffused 
mesa type with p + - N - N+ doping. After the p + and 
N+ diffusions were completed, a~thin layer of gold 
w~s plated on the slice and then diffused into the slice 
at various high temperatures. · The diffusion co-
efficients of boron and phosphorus are so much lower 
than the diffusion coefficient for gold that it was 
possible to diffuse gold completely through the wafer 
(13) 
• 
-•••• ! ' l't •. ~ . 
and reach an equilibrium concentration without. 
appreciably affecting the boron or phosphorous diffusion 
profiles. Diodes with a variety of gold di!!usion 
, 
~- . temperatures \Yere fabricated and chara'cterized 
electrically. The plot of forward current versus 
inverse gold diffusion tem~erature is reprinted in 
Figure 3. It can be seen from this chart that at 
different forward b~as voltages, the slopes of the lines 
are different. This is because the co~uosition of the 
-
forward di·ocle currents at these different voltages 
differ. Principally, the higher forward voltage case 
(700 mV) has a high percentage of diffusion current 
which is less sensitive to ·gold conce~tration than is 
depletion region recombination c_urrent. The 300m.V 
case has a high percentage of depletion region current 
and is more sensitive to gold diffusion than is the 
?OOmV case (as shown in Figure 3). 
In Figure 4, the forward current-voltage 
· characteristic of a typical device from the 1100°c. 
group of. diodes used by Forster and Bakanowski, is shown. 
Note that at low forward bias, the slope of the line 
approaches one decade of current per 120 millivolts of 
bias, which corresponds ton= 2. In this region the 
depletion region recombination current and the surface 
0.4) 
:. 
<) 
// 
• 
recombination current are dominating the forward 
• 
current. The contribution fron diffusion current, 
with its characteristic n = 1, is only slight. 
'; 0 
· At intermediate fori.vard biases, the diffusion·: 
current is greater ·than the· recombination currents, and 
the slope of the line approaches 2 decades of ct1rren~ . 
per 120 millivolts of forward bias. If this slope 
were ever actually reached, then the characteristic 
would be n·= l, and all of the diode current would be 
di !fusion current.· Al though this ·never actually 
happens, the fact that the slope approaches then= 1 
'-..-- value· sho\vs ho\v completely the diffusion curren,t 
dominates the forward current. 
At high forward currents, the series 
resistance of the structure becomes very important. 
The voltage drop across the series resistance varies 
linearly ,vi th the applied current, while the actual 
junction voltage drop varies linearlJ'r \vith the log of 
the applied current. On the semilog plot of Figure 4, 
the series resistance causes the flattening out of t·he 
plot which occurs above o. 7 volts of for\vard voltage •. 
3.3 C9n~rol -of n By ~old .Diffusion 
In addition to the control of the diode 
forward voltage as described by BakanO\Ysld.. and Forster 
(15) 
·•. 
' ; 
:s ... :/' 
it is also possible ·to control the value of n for 
a diode by tl1e use of gold diffusion. 11 
.~ paper 
on this subject was published by K. R. Gardner and 
'• 
T. R. Robillard in 1967. Their investigation 
focused on controlling the forward s~.all signal 
impedance of a silicon diode at a specific current 
level. 
The application for 17rui.ch their diode 
design ,vas to be ,used v1as a compandor circuit. The:. 
diode was to retrofit . t. e}:1s 1ng units already in the 
field, and it \7/as necessary to duplicate the small 
signal impedance properties of the existing design · 
(a mesa structure). 
The ne1;v design by Gardner and Robilla.rd 
+ 
was a planar Ii ~ P structure· v1hich used o:-d.de 
passivated surfaces. The starting material was a 
P type substrate with a ·doping of about 2 x 1019 
boron. atot:'lS/cc. Phosphorous was di.ffused throuch · 
an 8 mil diameter circular window in an oxide mask 
to a depth of about 8 microns. Gold rras introduced by 
high temperature diffusion from a thin film of gold 
which was evaporated onto the back of the slice. 
The choice of very low resistivity (about 
0.005 ohm-cm) had two advantages. First, it reduced 
(16) 
~:-
.. ..•. :., ,· ,...._ 
.  
i 
• l 
; 
\ 
' 
i 
L 
' 
J 
:~.:;. 
or elirninated the possibility of channelling at the 
diode surface. This tended to hold the low current 
n below 2, which is the point at which significant 
channelling is believed to begin. The effect of this 
was to reduce the forward current level· dependence of 
n. 
Seco~dly, the low series resistance which 
resulted from the low bulk resistivity avoided any 
_distortion of the exponential.current-voltage curve 
by a series ohmi~ voltage drop. This allowed the 
apparent n of the diqde to remain relatively constant 
at high currents •.. A non-varying n ·,nll lead to an 
I-V characteristic which is a perfectly straight line 
when plotted on a send-logarithmic eraph. This can be 
seen to be the case in Figure 5. 
The value of n is important in a companding 
application because it governs the differential small 
signal inpedance of the forward diode. From the general 
diode equation, for V greater than several kT/q: 
qV 
IF - Is exp ( nFr" ) ' and -'" '. -·~ 
. 
nKT 
----· ··:•·'\. v. 
- ln (IF/Is)• Then the -' ' q 
dV KT 
... 1 impedance z For example - -- • dIF q IF 
(17) 
, ... :.-. 
,, 
' at typical current of 50 microa,mperes, the impedance 
~ 
is: 
(.026V) 
z n n(520 ohm). - -- -
~'., ' , .... 
. 50j'A .,. .. ' 
'r 
C 
' ' 
I! n - 1.5, then z - 780 ohms; and if n - 2, then -
-
Z = 1040 ohms. 
The efforts11 of Gardner and Robillard were 
aimed at developing a planar process for a diode 
which would meet a small signal impedance specification 
+ . ' 
of 1045 - 125 ohms at a forward current of 50 micro-
amperes. This corresponds to an n between 1.77 and 
2.25. Also, it is necessary that the impedance of 
the diode very directly-with the reciprocal of forward 
current over several orders of magnitude of current. 
Their success is demonstrated by the linearity of the 
line in Figure 6. 
The s~all signal impedance at IF= 50 
microamperes and the corresponding n values were found11 
tp vary directl:l Vli~h gold diffusion ten1perature up to 
a temperattrre of about 1270°c., where it peaked and 
began to fall. Thjs data was published and is shown 
in Figure 7. The solid solubility of gold in silicon 
. has also been plotted. While the maxima of the plots 
are offset slightly in ter:iperature, their slopes are 
,, 
'2 ',, 
·-
1 
I 
. ' 
very, similar and in~c-ate a direct correspondence 
between the impedance (or n) and the gold doping 
level. Using this type of data, it was possible 
for Gardner and Robillard to select a process which 
.. 
predictably- resulted in a specific range of · 
. ' 
impedances. Al though the structure of the compandor 
and lini ter diode differ greatly-, this .~ata adds to 
a quali ta ti ve under,standing of . the lirni ter diode. •, 
' Th~ control of the n value of th:ese compandor diodes 
was not independent of· changes in other parameters. 
The forward voltages of the diodes dropped· as the 
t gold diffusion temperature increased. This. is l 
shown in Figure 8 for forward currents of' 50 micro~ 
amperes and for 2.0 microamperes. The 2.0 microampere 
line shows a steady- decline in volt.age for increasing 
0 gold diffu~on temperature until about 1200 c,. and 
then it shows a rapid fall off. The 50 microampere 
plot shows little change /for temperatures less than 
1200nC, and a sharF decline for higher temperatures. 
It is important to notice that for temperatures below 
1200°c, the two plots diverge and the voltage difference 
· -between them increases as the diffusion temperature 
increases. The divergence of the plots in this region 
(19) 
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is analogous to the divergence of the two plots shown 
... 
in Figure 3. This same effect can be seen on the 
limiter diodes as will be shown later. 
(20) 
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SECTION 4 
QUAD LI!·ITTER DIODE CHIP 
The requirements of the limiter chip are 
given, and details of the devi.ce design and fabrication 
are discussed. 
4.1 Diode Design Reouireuents 
The limiter design consists of a single 
beam leaded silicon chip containing four identical 
diodes, separated by diffused junction isolation. 
They are configured in two pairs, with the diodes 
.·of.each pair connected in parallel, oppositely poled. 
Thus, each pair electrically looks like a forward 
.. ,.J,.; ' ' 
... ~,~·-·· . 
di9de in parallel with a reverse biased diode no 
matter what the polarity of the applied signal is. 
The particular Bell .System application1 in which 
these diodes are used is to limit the amplitude of 
oscillation in a series of low frequency oscillators 
' (near lKHz). This is done by inserting the diode 
pair into the twin tee feedback network of the 
oscillator as shown in Figure l. 
Telephone system signal level requirements 
dictate that the oscillator amplitude be only a few 
hundred millivolts. This leads to .a requirement that 
the limiter diodes begin to conduct at fairly low 
voltages. The system requirement for th~ forward 
.• 
. >· __ ,._ (21_) ., ., 
.. · 
voltage of the diodes is 375 millivolts minimum and 
445 millivolts maximum at a forward current of 1.0 
.,, 
microampere. This is a lower forward voltage than 
is commonly specified for silicon diodes. 
A second important requirement is that the 
slope of the I-V characteristic must be fairly steep 
near the 1.0 microampere forward current point. 
Imagine for a moment that the diodes were replaced 
by a 420,000 ohm resistor. This resistor would pass 
the fo;t:ward voltage test, but would not provide the 
desired attplitude limiting since the feedback network 
would look the same to all signal .levels. This 
hypothetical substitution demonstrates the need for 
the diode characteristic to·be sharply non-linear 
· in order to provide abrupt amplitude limiting. 
The system requirement for slope is specified 
as a maximum difference between the forward voltages 
at forward currents of 10. microam~ and 1.0 microamp. 
The limit placed upon this test is 105 millivolts 
maximum, and this slope corresponds to a slope value 
of n = 1. 75. This can be shovm as follows: 
VF --
V(lO) 
- V{l) -
nkT I 
1n ( F ) q Is 
nkT 10 ( ) ln q r· s 
(22) 
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Since at the temperature used for electrical testing 
( kT/q) = 26 mV, 
V(lO) - V(l) = n(2.3) (26 .mV) = n(60 mV) 
.-· . 
Thus, a difference voltage of 105 millivolts corresponds< 
ton= 105/60· = 1.75. 
~ 
In order that the oscillator signal be iimited 
symetrically, close matching of diodes in a single 
oscillator pair is needed. By fabricating all four 
diodes on a single tiny chip of silicon, this is easily 
achieved. Variation of forward voltages across a chip 
is generally less than a millivolt. 
4.2 Diode Fabrication 
The quad diode chip is fabric.ated in an n 
type epi layer on a p type substrate. lfom:i.nal 
resistivities are 0~3 ohm-cm for the epi and 10 ohm-cm. 
for the substrate. The diode junctions are formed by 
a selective boron diffusion which is about 2 rrd.crons 
deep. The component diodes are isolated from.each 
other by a p type isolation diffusion which penetrates 
the epi and contacts the subst~ate. The vertical 
" I 
layout of the diode is shovm in Figure 9. The process 
(23) 
... 
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•,, 
sequence is as follows: 
11•-: 
1. Grow epi layer. 
2. Selectively diffu~e Boron all of the 
way ·throueh the epi to the substrate, 
creating 4 isolated n type tubs. 
3. Selectively diffuse boron at a low 
temperature to create the 4 component 
diodes. 
4. Photolithographically define windows 
in oxide mask for cont~cts ton type 
epi tub. 
5. Evaporate gold onto bacl,c of slice • 
6 •. Simultaneously diffuse pgosphorus and " 
gold into wafers at 1000 c. The source 
for gold is the film on the·back side of 
the ,vafer. The source for phosphqrus 
is a phosphorus tribro!nse bubbler system 
associated 1vith the lOOC) c. furnace, The 
phosphorus diffusion does not form any 
junctions, but only assures that an 
ohmic contact can easily be made to the 
n type region (the epitaxial layer). 
7. Oxidize phosphorus diffusion regions, and 
then define contact v-tindor;s for p and 
n. contacts. 
8. Deposit silicon nitride passivation layer 
on top of oxide. 
. 9. Gold spike vrafers to -activate gold in the 
crystal lattice. 
10. Reopen contact holes in silicon nitride 
layer, sputter-deposit platinum, and 
sinter to form a platinum silicide layer 
in both the p type and n type contact 
windows (8 windows). . 
11. Metallize slice with Titanium-Platinum-· 
Gold system of int~rconnection metalliza-
tion. 
( 24) 
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12. Thin slice arid chemically etch apart 
chips. 
4.3 Processing Constraints 
Because this lir.rl. ter diode was to 
be fabricated in a wafer processing facility already 
processing a number of integrated circuit designs, 
it was necessary to utilize as many existing 
-- processes as possible. The high teriperature boron 
diffusion for junction isolation was a standard 
- process on integrated circuits, as were the passt_yating, 
cont-acting, metallizing, and separation processes. 
The p type diffusion for doing the integra~~d 
· .. ~~.A 
. ' 
circuit base d~ffusions was chosen for the p diffusion 
+ 
. which forms the P - N component diodes. This process 
is centered around a 2 nri.cron deep junction and a 200 
ohm per square sheet resistance. These nominal values 
are nee4.ed to maintain standard design rules with regard. 
to diffused resistors and transistors on many different 
integrated circuit codes. Ho'11ever, since the lici ter 
diode chip~has no diffused resistors or transistors, 
these restrictions are arbitrary. 
The simultaneous diffusion of phosphorus 
and gold, and the diffusion temperature of 1000°c are 
a standard integrated circuit process which v1as adopted 
for the limiter diode chip.· The :rurnace run time varies 
(25) 
. . .:~·~ ·~·. 
from code to code on integrated circ.uits. A 25 min. 
cycle was chosen ror this code because it is adequate 
to dope the N type contact ar~as and also a1lows 
virtually all of the gold to diffuse into the slice. 
The use of a thermal oxidation and a silicon 
. 
nitride deposition following the gold diffusion were 
not parts of the process on either the mesa structure 
reported by Balrano,V'sld and Forster, or the planar 
structure reported by Gardner.and Robillard. Both of 
-
.. 
those devices were encapsulated in hermetically sealed 
packages before being placed into field use. For this 
reason, on ch,_p passivatinglayers were not necessary 
. 
to insure long ·term reliable operation. The silicon 
dioxide and silicon nitride layers are needed on the 
diode limiter chip because it is used in a hybrid thin 
film circuit which is not hermetically sealed. 
The passivating layers are formed at temp-
eratures which are at least 100° lower than th8 gold 
diffusion temperature, and this causes some annealing 
of the gold atoms from the lattice. This gold may 
precipitate onto the v1afer surface, or may collect in 
electrically inactive clusters at lattice defects within 
the silicon wafer. In order to get these inactive 
gold atoms back into lattice sites where they can be 
(26) 
., 
.. ~4 
.. 
electrically active trapping sites, a gold spike 
operation is performed. 
The gold spike procedure involves heating 
the ,vafers to a high temperature, and then rapidly 
cooling thern to room temperature. Heating the wafer 
to a high temperature for even a short time vtill 
activate the gold in the crystal. Then, the fast 
cooling of the v1afer vli.11 minimize any repreci:pitation 
of the gold during the time in which the wafer is 
cooling to room temperature. This process is common 
on discrete switching transistors and on digital 
integrated circuits which employ saturating types of 
logic. 
The variable portion of the gold spike 
. sequence is the pealr temperature v1hich the Vlafer 
experiences before the rapid cool (quench). This 
temperature can be varied from code to code to meet 
the specific speed requirements. On the diode linrl..ter 
chip, however, the gold spike process is used to 
control the lou current forward diode current and the 
diode n value. This is because the annealing and 
precipitation during the passivation layer steps makes 
the reactivation of the gold by the gold spike process 
necessary. 
. 
(27) 
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SECTION 5 
.• CHARACTERIZATION OF GOLD SPIKE 
I ~ experiment is described whiqh 
characterizes the effect of gold spike on the trade 
offs between VF and 
5.1 Experiment Description 
An extensive experimental study has been 
done to evaluate the effect o! various gold spike 
cycles oh the ·forward diode characteristics of the 
, I 
limiter diode chip. The principal parameters of 
interest are the forward diode voltage at a forward 
current· bf 1.0 microamp,- and tJ1e difference betv1een 
the for\vard voltages at· 1.0 microamp and 10.0 micro-
amps. The difference test has previously been shown 
to be proportional to n.· 
-_·_ - _ · The group of. waters used for this experiment 
, 
were processed identically and simulta~eously at all 
process steps except gold spike. They came from the 
same epitaxial deposition reactor run, and were all 
on the same diffusion boat at each furnace operation. 
In Figures 10, 11, 12, and 13 the effect of the 
maximum spike temperature is shown. The 1040°c. and 
1100°c spiking sequences are commonly used for various 
digital,integrated circuits. The 1150°c peak and 
(28) 
• • 
:' 
1200°c peak temperature sequences were not in general 
use on other designs. In each figure, the distribution 
.of product is shown by a scatter plot o! data points. 
The 1.0 microamp forward voltage is plotted against the 
forward voltage difference. Since the diode character-
istic n is directly relate~ to the difference voltage 
measurement, a scale has been added to shown. 
5.2 Exp~rimental Results , 
The plot for 1040°c. maximum tempe.rature 
(Figure 10) shows a cluster of data points· near a 
VF or 445 mV and a VDiff of 82 mV~ This is basically 
the range of numbers which are found in fairly large. 
base-collector diodes contained in gold doped and 
spiked digital integrated circuits. 
In Figure 11, which shows the results of the 
1100°c peak temperature sequence, the forward voltage 
is seen to averag~ about 10 mV less than for the 1040°c 
sequence. A slight increase is seen in the difference 
measurement. 
·. Increasing the maximum temperature to 1150°c, 
as was done for Figure 12, causes a very noticeable 
shift in parameters. The center of the scatter plot 
has moved lower on the forward voltage scale to about 
415 mV, and has moved to a difference voltage of .. ,90 mV • 
• 
( 29) 
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The increase in the difference voltage is 
attributable to the difference in s:ensitivity to gold 
doping bet,veen the two current le·vels. The 1.0 micro-
. I 
_ ampere bias level is very sensitive to gold and the 
voltage drops quickly. as the gold temperature is in-
creased. The 10 microampere bias point.case is much 
less sensitive, and the forward voltage drops slowly 
with increasing gold temperature. The net result is 
' that at both current levels the forward voltages 
decline as the gold spike temperature is increased• 
but the difference between.the two volt~ges increases. 
Similar results are shown in Figure 3 and 8 for 
computer·~ diodes and for compando+' diodes. 
· ·The· trend noticed between F;i.gures 10, 11, 
and 12 is continued in the 1200°c maximum tsmperature 
section bf the experiment, as.shown in Figure 13. 
, 
This data came from only three wafers, so the cluster· 
may not accurately represent a process average. 
Although~the cluster of points seems to represent a 
~ 
reasonable extension of the trend defined by the other 
g~aphs, the number of points with n values grea~er 
than 2.o~seems to-conflict with diode theory. 
· In the 1962 paper by Sah6, diode perforinance 
exhibiting values of n great~r than 2.0 was attributed 
(30) 
·~· . 
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. t 
to surface channelling. This possibility is difficult 
.to accept because the diode structure is based _on 
fairly low epitaxial resistivity and a f_ully passivated 
surface (as described previously). 
·Another plausible explanation for the high 
value of· n is the high level injection theory, for 
which then value of the diffusion current component 
would approach 2. 0. Hovrever, the maximum current· 
density at which the limiter diode is used, is less ~ 
-than 1.0. ampere per square centimeter. The onset of 
high level injection oCcurs12 at about 10,000 amperes 
per square centir.aeter, so the ope'rating current of 
the limiter diode is several orders of magnitude 
away., from :·high injection. Thus, high level injection 
cannot contribute to the increased n values. 
A third possible cause of the high n. values 
is dioden series resistance. In the graph of Figure 4, 
the I-V characteristic of a typical computer diode is 
shown •. At high current values the slope flattens out 
. (n increases) due to the inherent diode resistance. 
From a single difference measureoent as in Figures 
10, 11, 12, and 13, it is not possible to detect 
pos~iblejresistance effects on n. To do so, n must be 
opserved at different currents and the results compar~d-. 
(31) 
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. . In Figure 14, the average n values for 
three different current ranges have been calculated 
and plotted. Each line represents a_~fferent gold 
spike sequence. The four sequences already mentioned 
are plotted, in addition to three additional spike 
cycles. The extra cycles involve quick heating the 
wafer to·the temperature listed, holding it at that 
temperature for the time given, and then quick 
quenching the wafer. 
For the higher·temperatti.re cycles, then 
values increase tremendously as the current in.creases. 
This would indicate the likelihood of a series 
resistance effect. However, the low·gold spike 
temperature plots show no such indication. This is 
because the gold spike process increases the re-
. sistivity of the N type silicon. The effect. is im-
purity atom compensation by gold traps. At the high 
·temperatur_es used for spiking, the active gold 
concentration approaches the epitaxial layer donor 
concentration. The trapping centers compensate some 
o! the dOnors. 13,l4 This alters the effective epitaxial 
resistivity, causing the ,observed diode resistance 
effect. 
5.3 Summary of Experiment 
... 
(32) 
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The effects of gold spike on low c~rrent 
forward diode char.acteristics is analogous to th.e \ 
effects of gold diffusion reported by Bakanowski 
and Forster,10 on diffused silicon compUter diodes, 
and by Gardner and Robillard11 on planar cdmpandor 
I 
diodes. The trade· offs betweeI?. the magnitude of 
forward voltage, and the slope of the I-V curve are 
found in all three cases. The enhanced sensitivity 
-
of low forward currents to gold doping can be seen 
in Figure 3 from Bakanowski and Forster, Figure 8 
from Gardner and Robillard, and in Figure 15 for the 
limiter diodes. 
· The use of the scatter plots to show the 
trade offs in forward voltage and voltage difference 
shows the feasibility of tail·oring. the gold spike. 
sequence ·to shift the parametric distributi_ons to 
· satisfy speci fie electrical test requirements. 
, When scatter plots for all of the gold 
spike cycles are combined, the composite plot shows 
. the trade offs which can be achieved by varying the 
, 
, gold spike cycle. A curve may be used to describe 
~- ' 
the plot. Figure 16 shows such a curve for the bias 
current of most importance for the limiter diode, 1.0 
microampere. Also, curves are included for the 0.4 
... 
J 
-Ll ,-··· 
, 1.-· .. 
.i • 
and 2.5 microampere bias currents. The distribution 
moves. down the curve (decreasing forward voltage and 
increasing n value) for increasing gold spike temp-
erature. 
'i' :.,: .i 
() 
!..· . 
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SECTION 6 
CONCLUSION 
The theory of forward diode currents 
I• 
indicates that at low forward biases a significant 
portion of the current is depletion region recombina-. 
tion current with a characteristic slope constant of 
n = 2. Since most of the current is still diffusion 
current with a slope constant of n = 1, the effective 
n for the diode lies between 1 and 2. As the diode 
voltage is increased, the fraction or current· 
attributable to·recombination current drops, with a 
corresponding change occuri~g in then value. 
By altering the gold doping level, it is 
possible to change the fraction of the diode current 
due to recombination. An increase in gold concentra-
tion tends to iricrease the current at low ~ltages, 
thereby increasing the slope constant n, and decreasing 
the forwa~d voltage drop at a given current. This 
has generally been done by nonselective gold diffusion 
from the back side of the wafer. Case histories of _ 
investigations of gold diffusion are available in the 
literature. 
A limiter diode design used to lirni t the -
' 
ampiitude of an oscillation has been studied in detail. 
(35) 
. i '.-
It is required that at a forward current of 1.0 
microampere, the forward voltage of each diode !all 
within the range of 375 to 445 millivolts, and that 
the diode n value be less than 1.75. The conventional 
gold difttision technique is not adequate to obtain 
~ 
the desired results because of subsequent low 
temperature passivation layer process steps, which 
inactivate the gold atom traps. A ''gold spike" step 
is added :-to reactivate the gold atoms. By varying 
the gold ~spike peak temperature, forward voltages 
' 
at 1.0. microamp of forward current have been found 
to range · from 360 to 445 millivolts. _The corresponding 
n values·for these diodes were found to range from 
1.3 to 2.6. By choosing a-particular gold spike 
" 
sequence, it is possible to predictably obtain a 
specific forward voltage and n value. 
:~ 
). 
(36) 
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